

CLAIMS

What is claimed is:

1. A method comprising:

extracting parameters of a set of domino logic circuits;

simulating each domino logic circuit of the set of domino logic circuits; and

reporting results of the simulating.

2. The method of claim 1 wherein:

each domino logic circuit having a set of inputs and an output and

simulating each domino logic circuit after any circuits coupled to the set of inputs

have been simulated.

3. The method of claim 2 wherein:

simulating each domino logic circuit includes using the simulated results of

circuits coupled to the inputs of the domino logic circuit.

4. A method comprising:

scheduling a set of domino logic circuits into an ordered list; and

simulating each domino logic circuit according to the ordered list.

1 5. The method of claim 4 further comprising:
 2 extracting the parameters for each domino logic circuit of the set of domino logic
 3 circuits.

1 6. The method of claim 5 further comprising:
 2 reporting results of the simulating.

1 7. The method of claim 6 wherein:
 2 ~~the scheduling includes scheduling the set of domino logic circuits such that all~~
 3 ~~circuits coupled to an input of a first domino logic circuit are placed in the ordered list at~~
 4 ~~a position in the ordered list before a position in the ordered list of the first domino logic~~
 5 ~~circuit.~~

1 8. The method of claim 7 wherein:
 2 the extracting further including extracting parameters of non-domino circuits;
 3 the scheduling further including scheduling non-domino circuits into the ordered
 4 list; and
 5 the simulating further including simulating non-domino circuits.

1 9. The method of claim 8 wherein:
 2 the reporting further including reporting results of the simulating non-domino
 3 circuits.

1 10. A machine readable medium embodying instructions which, when executed
2 by a processor, cause the processor to perform a method, the method comprising:
3 scheduling a set of domino logic circuits into an ordered list; and
4 simulating each domino logic circuit according to the ordered list.

1 11. The machine readable medium of claim 10 further embodying instructions
2 which, when executed by a processor, cause the processor to perform the method
3 further comprising:
4 extracting the parameters for each domino logic circuit of the set of domino logic
5 circuits.

1 12. The machine readable medium of claim 11 further embodying instructions
2 which, when executed by a processor, cause the processor to perform the method
3 further comprising:
4 reporting results of the simulating.

1 13. The machine readable medium of claim 12 further embodying instructions
2 which, when executed by a processor, cause the processor to perform the method
3 wherein:
4 the scheduling includes scheduling the set of domino logic circuits such that all
5 circuits coupled to an input of a first domino logic circuit are placed in the ordered list at
6 a position in the ordered list before a position in the ordered list of the first domino logic
7 circuit.

1 14. The machine readable medium of claim 13 further embodying instructions
2 which, when executed by a processor, cause the processor to perform the method
3 wherein:
4 the extracting further including extracting parameters of non-domino circuits;
5 the scheduling further including scheduling non-domino circuits into the ordered
6 list; and
7 the simulating further including simulating non-domino circuits.

1 15. A system comprising:

2 a processor;

3 a memory controller coupled to the processor;

4 a memory coupled to the memory controller;

5 wherein the processor executes instructions to perform the method of:

6 scheduling a set of domino logic circuits into an ordered list; and

7 simulating each domino logic circuit according to the ordered list.

8 16. The system of claim 15 wherein the processor further executes instructions
9 to perform the method further comprising:

10 extracting the parameters for each domino logic circuit of the set of domino logic
11 circuits; and

12 reporting results of the simulating.

13 17. An apparatus comprising:

14 means for extracting parameters for each domino logic circuit of a set of domino
15 logic circuits;

16 means for scheduling the set of domino logic circuits into an ordered list;

17 means for simulating each domino logic circuit according to the ordered list

18 means for reporting results of the means for simulating.